suppressing the subthreshold leakage currents in idle circuits. When a conventional sequential MTCMOS circuit transitions from the sleep mode to the active mode, signi¯cant bouncing noise is produced on the power and ground distribution networks. The reliability of the surrounding active circuitry is seriously degraded. A dynamic forward body bias technique is proposed in this paper to alleviate the ground bouncing noise in sequential MTCMOS circuits without sacri¯cing the data retention capability. With the new dynamic forward body bias technique, the peak ground bouncing noise is reduced by up to 91.70% as compared to the previously published sequential MTCMOS circuits in a UMC 80 nm CMOS technology. The design tradeo®s among important design metrics such as ground bouncing noise, leakage power consumption, active power consumption, data stability, and area are evaluated.
Introduction
The subthreshold leakage currents currently dominate the overall power consumption of state-of-the-art integrated circuits due to the aggressive scaling of CMOS technology over the years. 1 One of the commonly used subthreshold leakage power reduction strategies is MTCMOS (also known as power gating). 2 In an MTCMOS circuit, high threshold voltage (high-jV th j) sleep transistors (header and footer) are used to cut o® the power supply and/or the ground connection to the idle low threshold voltage (low-jV th j) circuit blocks as shown in Fig. 1 . Specialized MTCMOS circuit techniques exist to maintain the data while lowering the leakage power consumption in idle sequential circuits.
Data reliability is an important concern in sequential MTCMOS circuits. When a typical sequential MTCMOS circuit transitions from the idle mode to the active mode, high instantaneous currents°ow through the sleep transistors. Large voltage°u ctuations occur on both the real power line (power bouncing noise) and the real ground distribution network (ground bouncing noise) as illustrated in Fig. 1 . Bouncing noise generated in one power-gating domain during a wake-up event is transferred through the shared power and ground distribution networks to the surrounding active circuit blocks. 11 The node voltages and logic states of the active circuit blocks are thereby disturbed in a multi-domain MTCMOS circuit. The ground bouncing noise is expected to become an increasingly important reliability issue in future deeply scaled multi-domain MTCMOS integrated circuits with shrinking noise margins. 11 The development of novel noise-aware sequential MTCMOS circuits with low leakage data retention sleep mode capability is highly desirable.
In this paper, di®erent sequential MTCMOS circuits with data retention capability are evaluated. A new dynamic forward body bias technique is explored to signi¯cantly suppress the ground bouncing noise produced by a sequential MTCMOS circuit during the sleep to active mode transitions. The attractive application space of di®erent data preserving sequential MTCMOS circuit techniques is identi¯ed with a rigorous characterization of various important design metrics.
The paper is organized as follows. Previously published sequential MTCMOS circuit techniques with data retention capability are described in Sec. 2. The new dynamic forward body bias technique is introduced in Sec. 3 to reduce the ground bouncing noise produced during sleep to active mode transitions. Post-layout simulation results are presented in Sec. 4 to characterize the di®erent data preserving sequential MTCMOS circuit techniques. Finally, the paper is concluded in Sec. 5. 
Previously Published Data Retention MTCMOS Flip-Flops
Various specialized power gating techniques are published in the literature to maintain the data while reducing the leakage power consumption in idle sequential MTCMOS circuits. 2À4,6,10,12 These previously published sequential power gating techniques are reviewed in this section. The conventional Mutoh MTCMOS°ip-°op is discussed in Sec. 2.1. The Balloon MTCMOS°ip-°op is presented in Sec. 2.2. The standard zero-body-biased tri-mode MTCMOS°ip-°op speci¯cally targeting the ground bouncing noise issues in sequential MTCMOS circuits is described in Sec. 2.3.
Conventional Mutoh MTCMOS°ip-°op
The Mutoh°ip-°op (Mutoh-FF) 2,3 is the¯rst-ever published MTCMOS FF with data retention capability. The circuit schematic is shown in Fig. 2 . The Mutoh-FF provides a low-leakage sleep mode where the data is maintained in the master latch. Distributed and localized header and footer sleep transistors are utilized in the master and slave latches to eliminate the sneak leakage current paths. All of the devices along the critical path of the Mutoh-FF have low jV th j for maintaining similar Clock-to-Q speed as compared to a standard single low-jV th j FF. Although the Mutoh-FF is capable of maintaining the data while lowering the leakage power consumption, the circuit su®ers from high area and active power consumption overheads as compared to the standard single low-jV th j FF. 22 Despite the signi¯cant area and active power overheads, Mutoh-FF has been widely used and referenced as an e®ective technique to lower leakage currents in idle sequential MTCMOS circuits. 2, 3, 8, 10 The noise characteristics of the Mutoh-FF however have been overlooked and neglected until now. One of the important goals of this study is to evaluate the signi¯cance of the ground bouncing noise produced by the Mutoh-FF during the sleep to active mode transitions. As quantitatively shown in the following sections, the commonly cited Mutoh-FF su®ers from high ground bouncing noise, thereby seriously degrading the reliability of the surrounding active circuitry during the reactivation events.
Balloon MTCMOS°ip-°op
An alternative MTCMOS°ip-°op (Balloon-FF) for providing a high speed and low leakage data preserving sleep mode is presented in Ref. 4 . A high-jV th j data retention cell (Balloon) is attached to the slave latch of the Balloon-FF as shown in Fig. 3 . All of the devices on the forward and feedback paths have low jV th j. The Clock-to-Q speed of the Balloon-FF is therefore similar to a standard single low-jV th j FF. A centralized NMOS sleep switch is employed for cutting the ground connection of the low-jV th j master and slave stages in the sleep mode with the Balloon-FF. Since only one centralized NMOS sleep transistor is employed, the circuit area and active power consumption overheads of Balloon-FF are reduced as compared to the Mutoh-FF. The Balloon-FF, however, requires two extra control signals B1 and B2. Furthermore, these two control signals have complex timing requirements for storing and retrieving the circuit state to and from the data retention balloon while entering and leaving the sleep mode, respectively. 12, 22 The Balloon-FF has a high energy overhead due to the complex data storage and recovery operations required for mode transitions. Furthermore, as quantitatively shown in the following sections, the Balloon-FF produces high ground bouncing noise due to the high voltage swing on the virtual ground line during the sleep to active mode transitions. The Balloon-FF thereby acts as an aggressor that imposes a potential reliability problem for the surrounding already active circuit blocks (see Fig. 1 ).
Standard tri-mode MTCMOS°ip-°op
A specialized tri-mode power gating structure is proposed in Ref. 6 to lower the ground bouncing noise produced during the activation of idle MTCMOS circuits. All of the devices on the forward and feedback paths of a tri-mode FF have low jV th j as shown in Fig. 4 . A high-jV th j PMOS data preserving transistor (Parker) is connected in parallel with the footer (N 1 Þ to implement a low-leakage data retention sleep mode. The Parker is activated while N 1 is maintained cut-o® (SLEEP ¼ PARK ¼ 0 V) during the sleep mode. The virtual ground line is maintained at the threshold voltage of the Parker (jV tp j). The circuit is capable of lowering the leakage power consumption while retaining the data by maintaining a reduced yet signi¯cant voltage di®erence (V DD À jV tp jÞ between the power supply and the virtual ground line in the sleep mode. Since there are no extra data retention elements attached to the forward path, the parasitic capacitance on the critical path is smaller as compared to the Mutoh-FF and Balloon-FF. The Clock-to-Q speed of the tri-mode FF is therefore faster as compared to the Mutoh-FF and Balloon-FF. A small-sized centralized footer (N 1 ) is used with the tri-mode circuit. The current produced by the smaller footer is reduced, thereby lowering the ground bouncing noise produced during the transitions from the data retention sleep mode to the active mode as compared to the Mutoh-FF. The ground bouncing noise produced by the tri-mode circuit is also suppressed due to the lower range of the voltage swing on the virtual ground line during the reactivation events as compared to the Balloon-FF.
In addition to o®ering a low-leakage data retention sleep mode, the tri-mode technique also provides an optional minimum leakage deep sleep mode. 10 When the data in idle sequential MTCMOS circuits are not required to be maintained, the trimode FF can transition to the alternative minimum leakage deep sleep mode (SLEEP ¼ 0 and PARK ¼ V DD ) where the data are lost. 10 Leakage savings are maximized by turning o® the footer and the Parker in the deep sleep mode at the cost of losing the pre-sleep circuit state. In this paper, sleep mode data retention is assumed to be required in the sequential MTCMOS circuits. Therefore, the optional deep sleep mode provided by the tri-mode technique is not utilized in the following sections.
The New Dynamic-Forward-Body-Biased Tri-Mode MTCMOS Flip-Flop
A new design strategy based on threshold voltage tuning is described in this section to further suppress the ground bouncing noise produced during transitions from data retention sleep mode to active mode in sequential MTCMOS circuits. A dynamicforward-body-biased noise-aware tri-mode MTCMOS circuit technique is proposed as shown in Fig. 5 . The high-jV th j Parker in the standard tri-mode circuit is substituted by a low-jV th j Parker as shown in Fig. 5(a) . The threshold voltage of the Parker is further reduced by applying forward body bias. The steady-state sleep mode voltage on the virtual ground line of the tri-mode circuit with a forward-body-biased low-jV th j Parker is decreased, thereby reducing the voltage swing on the virtual ground line during the sleep to active mode transition as compared to the standard zero-body-biased trimode circuit. When the footer is turned on to resume the high performance active mode operations of the tri-mode circuit, the peak ground bouncing noise is suppressed with the proposed forward body bias technique. Furthermore, the data stability is enhanced by lowering the steady-state voltage of the virtual ground line in the sleep mode.
The previously published conventional forward body bias techniques 14À16 cannot be directly applied to the Parker since the virtual ground line voltage (the source of the Parker is attached to the virtual ground line) varies with the mode of operation of an MTCMOS circuit, the size of the Parker, and the size of the low-jV th j circuit block. A new forward body bias generator is therefore proposed in this paper. The circuit is shown in Fig. 5 During the sleep mode, the virtual ground line is charged to jV tp j. The body of the Parker is maintained at a voltage level between jV tp j and V bias . D 1 is forward biased. During the subsequent active mode, the virtual ground line is discharged to $ V gnd . The body of the Parker is maintained at a voltage level between V gnd and V bias . Both D 1 and D 2 are forward biased. The Parker thereby experiences continuous forward body bias in both sleep and active modes with the proposed technique.
The subthreshold leakage current (I sub Þ produced by the Biaser and the body voltage of the Parker are determined by V bias . I sub is
The body voltage of the Parker is dynamically adjusted by the body bias generator to satisfy Eq. (1) during the di®erent modes of operation. The forward body bias voltage of the Parker is tuned by adjusting V bias . Higher I sub enhances the forward body bias voltage experienced by the Parker, thereby lowering the ground bouncing noise as well as strengthening the data stability. Higher I sub , however, also increases the leakage power consumption in the sleep mode. The leakage power consumption of the tri-mode circuit can be restricted to an acceptably low level by choosing an appropriate V bias as further discussed in the following sections.
Simulation Results
The UMC 80 nm multi-threshold voltage CMOS technology 17 (high-V th NMOS ¼ 370 mV, low-V th NMOS ¼ 155 mV, high-V th PMOS ¼ À310 mV, low-V th PMOS ¼ À105 mV, and V DD ¼ 1 V) is used in this paper for the characterization of ground bouncing noise, leakage power consumption, active power consumption, data stability, and area overheads with the di®erent sequential MTCMOS techniques. Five 32-bit shift registers are designed based on the following techniques: standard single low-jV th j FF, the conventional Mutoh-FF (Fig. 2) , the Balloon-FF (Fig. 3) , the standard zero-bodybiased tri-mode technique (TMH in Fig. 4) , and the dynamic-forward-body-biased tri-mode technique (DFBBL in Fig. 5 ). All the data presented in this section are produced by post-layout simulation with Synopsys HSPICE. 19 The layouts are drawn with Cadence Virtuoso. 20 2D parasitic RC extraction of the layouts is performed with Cadence Assura. 21 The design criterion used in this paper for the sizing of sleep transistors is to achieve similar propagation delays (within 5%) with each°ip-°op and shift register. The load and the driver used for propagation delay measurements are identical°ip-°o ps (for example, a standard single low-jV th j°ip-°op driving an identical standard single low-jV th j°ip-°op or a TMH°ip-°op driving an identical TMH°ip-°op). The input data slew and clock slew are 50 ps for each°ip-°op. The low-jV th j circuitry of each FF is carefully sized to achieve similar output rise and fall times as well as similar high-to-low and low-to-high propagation delays. The low-jV th j segments of the Mutoh-FF and Balloon-FF are also sized larger (in addition to appropriate sleep transistor sizing) to meet the timing requirement as compared to the standard single low-jV th j FF. The sizes of di®erent MTCMOS FFs to satisfy the timing criterion with this UMC 80 nm CMOS technology are shown in Figs. 2À5. The sizes of sleep transistors used with di®erent MTCMOS FFs and MTCMOS shift registers are listed in Table 1 . The mutually exclusive switching patterns (the data in the adjacent°ip-°o ps of the shift registers never switch in the same direction) are exploited to further reduce the sizes of the sleep transistors in the Balloon, TMH, and DFBBL shift 22 Di®erent tapered bu®er chains are employed to provide similar signal rise and fall times to the sleep transistors and the clock distribution network with each technique.
Section 4 is organized as follows. The ground bouncing noise produced by di®erent sequential MTCMOS circuits during the sleep to active mode transitions is evaluated in Sec. 4. 
Ground bouncing noise
The ground bouncing noise produced by the sequential MTCMOS circuits is characterized in this section. The commonly used and well characterized 40-pin Dual In-line Package (DIP-40) model is used in this paper to evaluate the ground bouncing noise phenomenon in sequential MTCMOS circuits. The parasitic resistance, inductance, and capacitance of the DIP-40 are 217 m, 8.18 nH, and 5.32 pF, respectively. 5, 10, 12, 18 In order to evaluate the tradeo®s between ground bouncing noise and leakage power consumption with the TMH and DFBBL techniques, the width of the Parker is varied from the minimum size allowed by the technology (0.12 m) to 15 m. Furthermore, V bias in the DFBBL circuit is swept from 0 V to À700 mV to evaluate the dependence of ground bouncing noise on the value of V bias . When V bias ¼ 0 V, the gate and source of the Biaser are directly connected to the ground. The additional voltage reference within the body bias generator is thereby eliminated. While the Parker is forward-body-biased even with V bias ¼ 0 V, to be able to produce higher forward body bias voltages that can further reduce the ground bouncing noise while enhancing the data stability with di®erent Parker sizes, an additional nonzero voltage reference (V bias ) is required with the proposed body bias generator. The nonzero voltage reference V bias , however, requires additional design e®ort and causes area overhead. The minimum applicable V bias is assumed to be À700 mV 15, 16 in this study to maintain the reliability of the Biaser (to avoid strong forward currents through the body diodes). The Biaser is sized minimum (0.12 m) to lower the area overhead. The ground bouncing noise produced with di®erent tri-mode circuits are shown in Figs. 6 and 7 .
When the size of the Parker increases, the steady-state sleep-mode voltage of the virtual ground line with the tri-mode circuit decreases. The voltage swing on the virtual ground line is therefore reduced during the transition from the sleep mode to the active mode. The peak ground bouncing noise produced by di®erent tri-mode circuits during the reactivation events thereby monotonically decreases with the increased Parker size as shown in Fig. 6 .
I sub (in Eq. (1)) is increased when V bias is decreased from 0 mV to À700 mV, thereby enhancing the forward body bias voltage experienced by the Parker in the DFBBL circuit. The threshold voltage of the Parker is therefore reduced with the decreased V bias . The peak ground bouncing noise produced by the DFBBL circuit monotonically decreases with the reduced V bias due to the suppressed voltage swing on the virtual ground line during the sleep to active mode transition as shown in Fig. 7 .
The peak amplitudes of the ground bouncing noise induced on the real ground distribution network with di®erent MTCMOS circuit techniques are listed in Table 2 . The percent reductions of ground bouncing noise produced with di®erent circuit techniques as compared to the Mutoh shift register are shown in Fig. 8 . The simulation temperature is 90 C. The Mutoh shift register is used as a worst-case reference since the highest ground bouncing noise is produced by the Mutoh shift register among the sequential MTCMOS circuits evaluated in this paper. The total size of the sleep transistors is signi¯cantly larger in the Mutoh shift register as compared to the other MTCMOS circuit techniques. The Mutoh shift register therefore produces higher instantaneous currents and more signi¯cant noise during the transitions from the sleep mode to the active mode. The DFBBL shift register achieves the lowest ground bouncing noise among the MTCMOS techniques evaluated in this paper due to the suppressed voltage swing on the virtual ground line with the proposed threshold voltage tuning strategy. The peak ground bouncing noise is reduced by up to 91.70% and 83.20% as compared to the Mutoh and Balloon shift registers, respectively. Furthermore, the DFBBL shift register reduces the peak ground bouncing noise by up to 30.62% as compared to the TMH shift register with the same Parker size.
Leakage power consumption
The leakage power consumption of the 32-bit shift registers designed with di®erent circuit techniques are evaluated in this section. The majority of the MTCMOS circuits evaluated in this paper utilize the modi¯ed gated-ground technique. The virtual ground and the internal nodes of a gated-ground MTCMOS circuit have high steady-state voltages in the low leakage data retention sleep mode. A high data input (D ¼ V DD Þ is therefore assumed for the leakage power measurements. The data stored in each°ip-°op of the shift registers are assumed to be the same (either all \0" or all \1"). The leakage power consumption with the TMH and DFBBL shift registers are shown in Figs. 9 and 10. The simulation temperature is 90 C. The Parkers in the TMH and DFBBL shift registers are turned on to maintain a reduced yet signi¯cant voltage di®erence between the power and ground connections of the low-jV th j sequential circuits in the data retention sleep mode. The leakage power consumed by the TMH and DFBBL shift registers are therefore determined by the e®ective supply voltage experienced by the low-jV th j sequential circuits and the size of the Parker. When the size of the Parker is increased, the steady-state sleepmode voltage of the virtual ground line is reduced, thereby enhancing the e®ective supply voltage experienced by the low-jV th j sequential circuits. Higher drain current is produced by the active Parker, thereby increasing the leakage power consumption in the sleep mode as shown in Fig. 9 .
The steady-state sleep-mode voltage of the virtual ground line is reduced with the decreased V bias in the DFBBL shift register as discussed in Sec. 4.1. The e®ective supply voltage experienced by the low-jV th j sequential circuits is thereby enhanced. Furthermore, the body diode currents of the Parker and Biaser are increased as V bias is reduced. The leakage power consumption of the DFBBL shift register therefore monotonically increases with decreased V bias as shown in Fig. 10 .
The leakage power consumed by di®erent shift registers is listed in Table 3 . The percent leakage power reductions provided by di®erent MTCMOS circuit techniques in the data retention sleep mode (as compared to the standard single low-jV th j shift register) are shown in Fig. 11 . As listed in Table 3 , the DFBBL shift register consumes the highest leakage power (among MTCMOS circuits) due to the highest drain current through the active Parker and the high body diode currents of the Parker and the body bias generator. The DFBBL shift register increases the leakage power consumption by 3:16Â to 7:57Â and 7:26Â to 16:25Â as compared to the Mutoh and Balloon shift registers, respectively, depending on the stored data, the size of the Parker, and the value of V bias . Furthermore, the DFBBL shift register increases the Note: The minimum and the maximum leakage power consumption with the TMH circuit are observed when the Parker size is 0.12 m and 15 m, respectively. The minimum and the maximum leakage power consumption with the DFBBL circuit are observed when the Parker size is 0.12 m with V bias ¼ 0 mV and the Parker size is 15 m with V bias ¼ À700 mV, respectively.
leakage power consumption by up to 1:65 Â as compared to the TMH shift register with the same Parker size. However, as compared to the standard single low-jV th j shift register, the DFBBL shift register manages to suppress the leakage power consumption by 52.15%À78.87% as shown in Fig. 11 . The DFBBL technique thereby maintains the e®ectiveness in suppressing the leakage power consumption as compared to the standard single low-jV th j shift register in the sleep mode. Alternatively, the Balloon shift register consumes the lowest leakage power among the MTCMOS shift registers evaluated in this paper. As listed in Table 3 , the Balloon shift register reduces the leakage power consumption by up to 97.20%, 93.84%, 90.72%, and 56.38% as compared to the standard single low-jV th j, DFBBL, TMH, and Mutoh shift registers, respectively.
Active power consumption
The active power consumption with di®erent shift registers is evaluated in this section. The clock frequency is 2 GHz. The simulation temperature is 90 C. The active power consumed by di®erent shift registers is listed in Table 4 . The normalized (with respect to the active power consumed by the Mutoh shift register) active power consumption with di®erent circuit techniques are shown in Fig. 12 .
The Mutoh-FF and Balloon-FF employ additional transistors and circuitry for implementing a low leakage data retention sleep mode. Furthermore, for similar speed, the transistors in the Mutoh-FF and Balloon-FF are sized larger as compared to the standard single low-jV th j FF. The active power consumption is therefore increased by the Mutoh and Balloon MTCMOS techniques as compared to the standard single low-jV th j circuit as listed in Table 4 . Alternatively, only an additional Parker is utilized in the tri-mode circuits to maintain the data in the sleep mode. Since the Parker is cut-o® in the active mode, the in°uence of Parker size (as well as the body bias generator in the DFBBL circuit) on the active power consumption is small. The transistor sizes in the tri-mode FF do not change signi¯cantly as compared to the standard single low-jV th j FF. Due to the resistive voltage drop across the sleep transistors, the e®ective supply voltage experienced by the low-jV th j circuitry in the tri-mode shift register is lower as compared to the standard single low-jV th j shift register, thereby consuming less active power as listed in Table 4 .
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The TMH and DFBBL shift registers consume the lowest active power among the di®erent shift registers evaluated in this paper. The TMH and DFBBL shift registers reduce the active power consumption by 57.09%, 47.63%, and 19.09% as compared to the Mutoh, Balloon, and standard single low-jV th j shift registers, respectively. Alternatively, the Mutoh shift register consumes the highest active power among the di®erent shift registers evaluated in this paper. With the Mutoh shift register, the active power consumption is increased by 2:33Â, 2:33Â, 1:89Â, and 1:22Â, as compared to the TMH, DFBBL, standard single low-jV th j, and Balloon shift registers, respectively.
Area comparison
The layout area comparison of di®erent shift registers is provided in this section. The layout areas are listed in Table 5 . The area overheads of di®erent MTCMOS circuit techniques as compared to the standard single low-jV th j shift register are shown in Fig. 13 . In this study, the additional DC voltage source V bias in the DFBBL shift register is assumed to be already available in the power management unit on chip. Therefore, the overhead of V bias is not taken into consideration. The TMH and DFBBL shift registers have the lowest area overhead due to small centralized sleep transistors and the simplest control circuitry among the MTCMOS circuits evaluated in this paper. The TMH and DFBBL shift registers reduce the area by 60.09% and 41.12% as compared to the Mutoh and Balloon shift registers, respectively. Alternatively, the Mutoh-FF has the highest area overhead due to the distributed bulky sleep transistors and the huge bu®er chains driving the sleep transistors. The Mutoh shift register increases the area by 2:95 Â, 2:51 Â, 2:51 Â, and 1:48 Â as compared to the standard single low-jV th j, TMH, DFBBL, and Balloon shift registers, respectively. The Balloon shift register also su®ers from high area overhead due to the complicated control circuitry as shown in Fig. 13 . Isolated additional bu®er chains produce the multiple control signals required for the operation of the Balloon shift register, thereby further increasing the area overhead as compared to the TMH and DFBBL shift registers.
Hold static noise margin of MTCMOS°ip-°ops
The hold static noise margin (SNM) is the metric used to characterize the data stability of°ip-°ops in the low-leakage data retention sleep mode. 13 The hold static noise margins of the TMH and DFBBL FFs are shown in Figs. 14 and 15. The hold static noise margins of di®erent MTCMOS FFs are listed in Table 6 . the increased Parker size, thereby enhancing the hold SNM of the tri-mode circuit as shown in Fig. 14 . Similarly, when V bias (in the DFBBL circuit) is reduced, the e®ective supply voltage experienced by the cross-coupled inverters is increased. The hold SNM of the DFBBL FF is thereby enhanced with a smaller V bias as shown in Fig. 15 .
Alternatively, the hold SNMs of the Mutoh-FF and Balloon-FF are determined by the VTC of the high-jV th j cross-coupled inverters Inv 1 and Inv 2 in Figs. 2 and 3 . The VTC of the high-jV th j cross-coupled inverters have narrower transition regions, thereby enhancing the hold SNM as compared to the low-jV th j inverters. Furthermore, since the power and ground of Inv 1 and Inv 2 in the Mutoh-FF and Balloon-FF are connected to the real power and ground networks (full V DD experienced without any voltage degradation on sleep transistors), the hold SNMs are higher as compared to the TMH and DFBBL FFs. As listed in Table 6 , the Balloon-FF achieves the highest hold SNM among the MTCMOS FFs evaluated in this paper. The hold SNM is enhanced by up to 85.83%, 67.69%, and 0.58% with the Balloon-FF as compared to the TMH, DFBBL, and Mutoh FFs, respectively. Alternatively, the TMH FF has the lowest hold SNM due to the low jV th j transistors and the lowest e®ective supply voltage of the crosscoupled data retention inverters. The hold SNM is enhanced by up to 16.92% with the DFBBL FF as compared to the TMH FF with the same Parker size.
Electrical quality metric
As discussed in the previous sections and as listed in Table 7 , di®erent sequential MTCMOS circuit techniques rank di®erently for various design metrics. 
where percent leakage power reduction is calculated with respect to the standard single low-jV th j shift register. Based on this Quality Metric, the proposed DFBBL is identi¯ed as the most preferable circuit technique among the di®erent sequential MTCMOS circuits evaluated in this paper. Alternatively, the Mutoh circuit technique has the lowest overall electrical quality. The Quality Metric is increased by 19:24 Â to 28:24 Â and 4:84 Â to 7:10 Â with the DFBBL circuit technique as compared to the Mutoh and Balloon circuits, respectively. Furthermore, the DFBBL circuit technique enhances the Quality Metric by up to 31% as compared to the conventional zero-body-biased tri-mode MTCMOS circuit with the same Parker size.
Conclusions
A novel threshold voltage tuning methodology is proposed in this paper to suppress the ground bouncing noise in data preserving sequential MTCMOS circuits. A new forward body bias generator is proposed to dynamically tune the threshold voltage of the Parker during di®erent modes of operation of noise-aware sequential MTCMOS circuits.
The new dynamic forward body biased tri-mode MTCMOS is identi¯ed as the most preferable circuit technique based on a comprehensive electrical Quality Metric comparison among various sequential MTCMOS circuits. The peak ground bouncing noise is reduced by up to 91.70% and 30.62% with the proposed threshold voltage tuning technique as compared to the previously published Mutoh-FF and standard zero-body-biased tri-mode MTCMOS circuits, respectively, with a UMC 80 nm CMOS technology. Furthermore, the data stability of sequential MTCMOS circuits is enhanced by 16.92% with the new dynamic forward body bias technique as compared to the conventional zero-body-biased tri-mode circuit. The forward body bias technique also lowers the active power consumption and reduces the area as compared to the previously published data preserving sequential MTCMOS circuits.
